

1MHz - 8GHz

#### **Device Features**

- 7-bit Serial & Parallel Interface
- 31.75 dB Control Range 0.25 dB step
- Glitch-safe attenuation state transitions
- 2.7 V to 5.5 V supply
- 1.8 V or 3.3 V control logic
- **Excellent Attenuation Accuracy** Any bit Attenuation Error < ±0.5 dB up to 6GHz
- Low Insertion Loss
  - 0.7 dB @ 1GHz
  - 1.0 dB @ 2GHz
  - 1.1 dB @ 3GHz
  - 1.4 dB @ 4GHz
  - 1.9 dB @ 5GHz
  - 2.5 dB @ 6GHz
  - 2.4 dB @ 7GHz
- Ultra linearity IIP3 > +65 dBm @ 3.5GHz, ATT=0dB
- Input 0.1dB Compression (P0.1dB) 32dBm @ 3.5GHz, ATT=0dB
- Programming modes
  - Direct parallel
  - Latched parallel
  - Serial
- Stable Integral Non-Linearity over temperature
- Low Current Consumption 200 µA typical
- -40 °C to +105 °C operating temperature
- ESD rating: Class1C (1KV HBM)
- Lead-free/RoHS2-compliant 24-lead 4mm x 4mm x 0.9mm QFN SMT package












Figure 2. Functional Block Diagram

### **Product Description**

The BDA4700 is a broadband, Highly accurate  $50\Omega$  digital step attenuator model which provides adjustable attenuation from 0 to 31.75 dB in 0.25 dB steps. The control is a 7-bit serial interface and latched parallel interface.

BDA4700 supports a broad operating frequency range from 1MHz to 8.0 GHz. BDA4700 is offering the High linearity, low power consumption, low insertion loss, high attenuation accuracy and low insertion loss less than 2.6dB typical at all frequency band.

The device features a safe state transitions with no negative/positive Glitch technology optimized for excellent step accuracy.

The RF input and output are internally matched to 50  $\boldsymbol{\Omega}$  and do not require any external matching components. The design is bidirectional; Therefore, the RF input and output are interchangeable.

The BDA4700 does not require blocking capacitors. If DC is presented at the RF port, add a blocking capacitor. This is packaged in a RoHS2compliant with QFN surface mount package.

### **Application**

- 5G/4G+/4G/3G Cellular Base station/Repeater Infrastructure
- Digital Pre-Distortion
- Distributed Antenna Systems, DAS
- Remote Radio Heads
- NFC Infrastructure
- Test Equipment and sensors
- Military Wireless system
- Cable Infrastructure
- General purpose Wireless

•website: www.berex.com **BeRex** •email: sales@berex.com



1MHz - 8GHz

Table 1. Electrical Specifications<sup>1</sup>

Para	meter	Condition	Frequency	Min	Тур	Max	Unit
Operational F	requency Range			1		8000	MHz
Attenua	ation range	0.25dB step			0 - 31.75		dB
			1MHz - 1GHz		0.6	0.7	dB
			> 1 - 2.2GHz		0.9	1	dB
Inserti	on Loss <sup>2</sup>	ATT = OdB	> 2.2 - 4GHz		1.2	1.4	dB
		>4-6GHz 1.9	2.5	dB			
			> 6 - 8GHz		2.5	2.6	dB
		0.25dB Step					
			1MHz - 2.2GHz			±(0.15 + 1.5% of	
			> 2.2 - 3GHz			attenuation state) ±(0.15 + 2.5% of	1
		0-31.75dB				attenuation state) ±(0.25 + 3.5% of	dB
			> 3 - 5GHz			attenuation state)	
			> 5 - 6GHz			±(0.25 + 5.0% of attenuation state)	
Attenua	ation Error	1dB Step				•	
Attenuation Error			1MHz - 2.2GHz			±(0.15 + 1.5% of	
			> 2.2 - 3GHz			attenuation state) ±(0.15 + 2.5% of	1
						attenuation state) ±(0.25 + 3.5% of	1
		0-31.0dB	> 3 - 5GHz			attenuation state)	dB
			> 5 - 6GHz			$\pm$ (0.25 + 5.0% of attenuation state)	
			> 6 - 8GHz			±(0.25 + 7.0% of attenuation state)	
			1 - 4GHz		18	atternation state)	
Input R	eturn Loss	ATT = 0dB	> 4 -8GHz		10		1
			1 - 4GHz		19		dB
Output F	Return Loss	ATT = OdB	> 4 - 8GHz		11		1
			1GHz		7		
			2GHz		14		1
			3GHz		21		degree
Relative	Phase Error	All States	4GHz		29		
			5GHz		38		
			6GHz		46		
	Input 0.1dB	ATT = 0dB	3.5GHz		32		dBn
	Compression poin	Pin = +18dBm/tone, △f = 20MHz	2.5GHz		69		0.5.
		ATT = 0.0dB	3.5GHz		65		1
			4.5GHz		66		1
		RF Input = RF1 Port	7.25GHz		51		1
		D:			57		1
		Pin = +18dBm/tone, $\triangle f$ = 20MHz	2.5GHz				1
lances		ATT = 31.75dB	3.5GHz		58		1
Input		RF Input = RF1 Port	4.5GHz		55		1
Linearity	Input IP3	D: 40 lp // 25 cc 25	7.25GHz		50		dBn
	mpat ii 3	Pin = +18dBm/tone, $\triangle f$ = 20MHz	2.5GHz		64		1
		ATT = 0.0dB	3.5GHz		60		1
		RF Input = RF2 Port	4.5GHz		57		4
			7.25GHz		53		4
		Pin = +18dBm/tone, $\triangle f$ = 20MHz	2.5GHz		56		4
		ATT = 31.75dB	3.5GHz		58		1
		RF Input = RF2 Port	4.5GHz		57		1
			7.25GHz	<u> </u>	56		

**BeRex** 

•website: <u>www.berex.com</u>

●email: <u>sales@berex.com</u>



1MHz - 8GHz

Table 1. Electrical Specifications (Cont.)

Parameter	Parameter Condition		Min	Тур	Max	Unit
RF Rising / Falling Time	ng Time 10%/90% RF			121		ns
Switching time 50% CTRL to 90% or 10% RF		2GHz		224		ns
Settling time 50% CTRL to Max or Min Attenuation to settle within 0.05 dB of final value		2GHz		500		ns
Attenuation Transient (envelope) <sup>3</sup>	Positive glitch, Any ATT step	3.5GHz		0.3		dB
Maximum Spurious level <sup>4</sup>	Measured at RF ports	< 7MHz		< -145		dBm

- 1. Device performance is measured on a BeRex Evaluation board Kit at 25°C, 50 Ω system, VDD=+3.3V
- 2. The Evaluation board Kit insertion loss (PCB & RF Connector) is de-embedded.
- 3. Attenuation Transient is glitch level due to attenuation transitions
- $4. \ The unwanted spurious due to built-in negative voltage generator. Typical generated fundamental frequency is 6.8 MHz.$

Table 2. Recommended operating Condition

Parameter		Symbol	Condition	Min	Тур	Max	Unit
Supply Voltages	Supply Voltages			2.7		5.5	V
Supply Current	Supply Current				200	300	μΑ
Disital Cantual Invent	High	V <sub>CTLH</sub>	V <sub>DD</sub> =3.3V or 5V	1.17		3.6	V
Digital Control Input	Low	V <sub>CTLL</sub>	V <sub>DD</sub> =3.3V or 5V	-0.3		0.6	V
Operating Temperature Ra	Operating Temperature Range		Exposed Paddle	-40		105	°C
RF Max Input Power		P <sub>IN_CW</sub>	RF1 or RF2, CW			23	dBm
Impedance	Impedance		Single ended		50		Ω

Specifications are not guaranteed over all recommended operating conditions.

**Table 3. Absolute Maximum Ratings** 

Para	ameter	Symbol	Min	Тур	Max	Unit
Supply Voltage		$V_{DD}$	-0.3		5.5	٧
Digital in	Digital input voltage		-0.3		3.6	٧
Maximum input power		P <sub>IN_CWMAX</sub>			34	dBm
_	Storage	T <sub>ST</sub>	-65		150	$^{\circ}$
Temperature	Reflow	$T_R$			260	$^{\circ}$
FCD Complete day	HBM <sup>1</sup>	ESD <sub>HBM</sub>			1000 (Class 1C)	٧
ESD Sensitivity	CDM <sup>2</sup>	ESD <sub>CDM</sub>			1000 (Class C4)	V

Operation of this device above any of these parameters may result in permanent damage.

- 1. HBM : Human Body Model (JEDEC Standard JS-001-2017)
- ${\bf 2.\ CDM\ : Charged\ Device\ Model\ (JEDEC\ \textbf{Standard\ J-STD-020\ )}}$

●email: <u>sales@berex.com</u>



1MHz - 8GHz

Figure 3. Pin Configuration (Top View)




Table 4. Pin Description

Pin	Pin name	Description
1	DO <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 0.25dB
2	VDD	Power Supply (nominal 3.3V)
3	P/S	Parallel/Serial Mode Select. For parallel mode operation, set this pin to low. For serial mode operation, set this pin to HIGH.
4, 6-13, 15	GND	Ground, These pins must be connected to ground
5	RF1 <sup>1</sup>	RF1 port (Attenuator RF Input) This pin can also be used as an output because the design is bidirectional. RF1 is dc-coupled and matched to $50 \Omega$
14	RF2 <sup>1</sup>	RF2 port (Attenuator RF Output.) This pin can also be used as an input because the design is bidirectional. RF2 is dc-coupled and matched to 50 $\Omega$ .
16	LE	Latch Enable input
17	CLK	Serial interface clock input
18	SERIN	Serial interface data input
19	D6 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 16dB
20	D5 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 8dB
21	D4 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 4dB
22	D3 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 2dB
23	D2 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 1dB
24	D1 <sup>2</sup>	Parallel Control Voltage Inputs, Attenuation control bit 0.5dB
Pad	GND	Exposed pad: The exposed pad must be connected to ground for proper operation

<sup>1.</sup> RF pins 5 and 14 must be at 0V DC. The RF pins do not require DC blocking capacitors for proper Operation if the 0V DC requirement is met

<sup>2.</sup> Ground D0 - D6 if not used or serial mode.



1MHz - 8GHz

### **Programming Options**

BDA4700 can be programmed using either the parallel or serial interface, which is selectable via P/S pin(Pin3).

Serial mode is selected by pulling it to a voltage logic HIGH and parallel mode is selected by setting P/S to logic LOW

#### Serial Control Mode


The serial interface is a 7-bit shift register to shift in the data LSB (D0) first. When serial programming is used, It is recommended all the parallel control input pins (D0-D6) are grounded.

It is controlled by three CMOS-compatible signals: SERIN, Clock, and Latch Enable (LE).

Table 5. Truth Table for Serial Control Word

		Dig	gital Co	ntrol In	put			Attenuation
D7	D6	D5	D4	D3	D2	D1	D0	state
(MSB)							(LSB)	(dB)
LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	0 (RL)
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.25
LOW	LOW	LOW	LOW	LOW	LOW	HIGH	LOW	0.5
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	LOW	1.0
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	LOW	2.0
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	LOW	4.0
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	LOW	8.0
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	LOW	16.0
LOW	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	31.75

Figure 4. Serial Mode Resister Timing Diagram



The BDA4700 has a 3-wire serial peripheral interface (SPI): serial data input (SERIN), clock (CLK), and latch enable (LE). The serial control interface is activated when P/S is set to HIGH.

In serial mode, the 7-bit SERIN data is clocked LSB first on the rising CLK edges into the shift register and then LE must be toggled HIGH to latch the new attenuation state into the device. LE must be set to LOW to clock new 7-bit data into the shift register because CLK is masked to prevent the attenuator value from changing if LE is kept HIGH (see Figure 4 and Table 5).

In serial mode operation, both the serial control inputs (LE,CLK,SERIN) and the parallel control inputs (D0 to D6)must always be kept at a valid logic level ( $V_{CTLH}$  or  $V_{CTLL}$ ) and must not be left floating. It is recommended to connect the parallel control inputs to ground and to use pull-down resistors on all serial control input lines if the device driving these input lines goes high impedance during hibernation.

**Table 6. Serial Interface Timing Specifications** 

Symbol	Parameter	Min	Тур	Max	Unit
$f_{\text{CLK}}$	Serial data clock frequency			10	MHz
t <sub>PS</sub>	Parallel data setup time	100			ns
t <sub>PH</sub>	Parallel data hold time	100			ns
t <sub>PSS</sub>	Parallel/Serial setup time	100			ns
t <sub>PSH</sub>	Parallel/Serial hold time	100			ns
t <sub>ss</sub>	Serial Data setup time	10			ns
t <sub>SH</sub>	Serial Data hold time	10			ns
t <sub>SCKH</sub>	Serial clock high time	30			ns
t <sub>SCKL</sub>	t <sub>SCKL</sub> Serial clock low time				ns
t <sub>LN</sub>	LE setup time	10			ns
t <sub>LEW</sub>	Minimum LE pulse width	30			ns

Table 7. Mode Selection

P/S	Control Mode
LOW	Parallel
HIGH	Serial

BeRex

•website: www.berex.com

•email: sales@berex.com




1MHz - 8GHz

#### Serial Register Map

The BDA4700 can be programmed via the serial control on the rising edge of Latch Enable (LE) which loads the last 8-bits data word in the SHIFT Register. Serial Data is clocked in LSB(D0) first.

Figure 5. Serial Register Map



The attenuation word is derived directly from the value of the attenuation state. To find the attenuation word, multiply the value of the state by four, then convert to binary.

For example, to program the 15.75dB state:

4 x 15.75 = 63 63 -> 00111111

Serial Input: 00111111

 0
 0
 1
 1
 1
 1
 1
 1

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0

#### **Power-UP states Settings**

The BDA4700 will always initialize to the maximum attenuation setting (31.75 dB) on power-up for both the Serial and Latched Parallel modes of operation and will remain in this setting until the user latches in the next programming word.

In Direct Parallel mode, the DSA can be preset to any state within the 31.75 dB range by pre-setting the Parallel control pins prior to power-up. In this mode, there is a 400  $\mu$ s delay between the time the DSA is powered-up to the time the desired state is set.

Figure 6. Default Register Settings

	0	1	1	1	1	1	1	1
	D7	D6	D5	D4	D3	D2	D1	D0
٠	\		8- Bi	t Atteu	nuation	Word		

●email: <u>sales@berex.com</u>



1MHz - 8GHz

#### **Programming Options**

#### **Parallel Control Mode**

The parallel control interface has seven digital control input lines (D6 to D0) to set the attenuation value. D6 is the most significant bit (MSB) that selects the 16 dB attenuator stage, and D0 is the least significant bit (LSB) that selects the 0.25 dB attenuator stage (see Figure 7).

#### **Direct Parallel Mode**

For direct parallel mode, The LE pin must be kept HIGH. The attenuation state is changed by the control voltage inputs (D0 to D6) directly. This mode is ideal for manual control of the attenuator. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 1, 19, 20, 21,22, 23, 24]. Use direct parallel mode for the fastest settling time. (refer to page 21)

#### Latched Parallel Mode

The LE pin must be kept LOW when changing the control voltage inputs (D0 to D6) to set the attenuation state. When the desired state is set, LE must be toggled HIGH to transfer the 7-bit data to the bypass switches of the attenuator array, and then toggled LOW to latch the change into the device until the next desired attenuation change (see Figure 7 and Table 8).

- Set P/S is logic LOW.
- Set LE to logic LOW.
- Adjust pins [1, 19, 20, 21,22, 23, 24] to the desired attenuation setting. (Note the device will not react to these pins while LE is a logic LOW).
- Pull LE to a logic HIGH. The device will then transition to the attenuation settings reflected by pins D6 - D0.
- If LE is pulled to a logic LOW then the attenuator will not change state

Latched Parallel Mode implies a default state for when the device is first powered up with P/S pin set for logic LOW and LE logic LOW. In this case the default setting is <u>Maximum attenuation</u>.

#### **Switching Feature Description**


#### Glitch-Safe Attenuation State Transient

The BDA4700 is the latest product applied *Glitch-Safe* technology with less than 1dB ringing (pos/neg) across the attenuation range when changing attenuation states. This technology protects Amplifiers or ADC during transitions between attenuation states. (see Figure 40,41).

Table 8. Truth Table for the Parallel Control Word

D6	D5	D4	D3	D2	D1	D0	P/S	LE	Attenuation State(dB)
LOW	LOW	HIGH	0 (RL)						
LOW	LOW	LOW	LOW	LOW	LOW	HIGH	LOW	HIGH	0.25
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	LOW	HIGH	0.5
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	LOW	HIGH	1.0
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	LOW	HIGH	2.0
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	LOW	HIGH	4.0
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	8.0
HIGH	LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	16.0
HIGH	LOW	HIGH	31.75						

Figure 7. Latched Parallel Mode Timing Diagram



**Table 9. Parallel Interface Timing Specifications** 

Symbol	Parameter	Min	Тур	Max	Unit
$t_{SPS}$	Serial to Parallel Mode Setup Time	100			ns
t <sub>LEW</sub>	Minimum LE pulse width	10			ns
t <sub>PH</sub>	Data hold time from LE	10			ns
t <sub>PS</sub>	Data setup time to LE	10			ns



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and VDD = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 8. Insertion loss vs Temperature





Figure 9. Insertion loss vs Attenuation Setting



BeRex

•website: www.berex.com

●email: <u>sales@berex.com</u>



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 10. Input Return Loss vs Attenuation Setting





Figure 11. Output Return Loss vs Attenuation Setting



BeRex •website: www.berex.com

●email: <u>sales@berex.com</u>



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 12. Input Return Loss for 16dB Attenuation Setting vs Temperature





Figure 13. Output Return Loss for 16dB Attenuation Setting vs Temperature





1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 14. Relative Phase Error vs Attenuation Setting





Figure 15. Relative Phase Error for 31.75dB Attenuation Setting vs Frequency



●email: sales@berex.com

Specifications and information are subject to change without notice.



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 16. Attenuation Error @900MHz vs Temperature





Figure 17. Attenuation Error @1800MHz vs Temperature

•website: www.berex.com



•email: <u>sales@berex.com</u>

BeRex



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 18. Attenuation Error @2200MHz vs Temperature





Figure 19. Attenuation Error @3500MHz vs Temperature



sales@berex.com 13



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 20. Attenuation Error @4600MHz vs Temperature





Figure 21. Attenuation Error @5800MHz vs Temperature



es@herex.com

BeRex is a trademark of BeRex. All other trademarks are the property of their respective owners. © 2021 BeRex



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 22. IIP3 @ 2500MHz vs Temperature





Figure 23. IIP3 @ 3500MHz vs Temperature



es@herex.com 15



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 24. IIP3 @ 4500MHz vs Temperature





Figure 25. IIP3 @ 6400MHz vs Temperature



s@herex.com 16



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 26. IIP3 @ 7250MHz vs Temperature





Figure 27. Input 0.1dB Compression @2500MHz vs Temperature



•email: sales@berex.com

BeRex is a trademark of BeRex. All other trademarks are the property of their respective owners. © 2021 BeRex



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and VDD = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 28. Input 0.1dB Compression @3500MHz vs Temperature





Figure 29. Input 0.1dB Compression @4500MHz vs Temperature



BeRex •website: www.berex.com

●email: sales@berex.com



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and VDD = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 30. Input 0.1dB Compression @5500MHz vs Temperature





Figure 31. Input 0.1dB Compression @7250MHz vs Temperature





1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 32. 0.25dB Step Attenuation vs Frequency





Figure 33. 0.25dB Step Actual Attenuation vs Frequency



Dherex com 20



1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 34. Major State Bit Error vs Attenuation Setting





Figure 35. 0.25dB Step Attenuation Error vs Frequency





1MHz - 8GHz

### **Typical RF Performance Plot - BDA4700 EVK - PCB**

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 36. 1dB Step Attenuation vs Frequency





Figure 37. 1dB Step Actual Attenuation vs Frequency



<u>@berex.com</u> 22



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 38. 1dB Major State Bit Error vs Attenuation Setting





Figure 39. 1dB Major Attenuation Error vs Frequency



s@herex.com 23



1MHz - 8GHz

#### Typical RF Performance Plot - BDA4700 EVK - PCB

Typical Performance Data @ 25°C and V<sub>DD</sub> = 3.3V, EVKit RF connector and board losses are de-embedded, unless otherwise noted

Figure 40. Attenuation Transient (15.75 to 16dB, Pin=18dBm)





Figure 41. Attenuation Transient (16 to 15.75dB, Pin=18dBm)





1MHz - 8GHz

#### **BDA4700 Evaluation board Kit Description**




Figure 42. BDA4700 EVK

#### **Evaluation board Kit Introduction**

BDA4700 Evaluation Kit is made up of a combination of an RF board and an interface board

The schematic of the BDA4700 evaluation RF board is shown in Figure 34. The BDA4700 evaluation RF board is constructed of a 4-layer material with a copper thickness of 0.7 mil on each layer. Every copper layer is separated with a dielectric material. The top dielectric material is 8 mils RO4003. The middle and bottom dielectric materials are FR-4, used for mechanical strength and overall board thickness of approximately 1.63mm.

BDA4700 Evaluation INTERFACE board is assembled with a SP3T switches(D0~D6,LE), SP2T

#### **Evaluation Board Programming Using USB Interface**

mechanical switch (P/S), and several header & switch.

In order to evaluate the BDA4700 performance, the Application Software has to be installed on your computer. And The DSA application software GUI supports Latched Parallel and Serial modes. software can be downloaded from BeRex's website

#### **Serial Control Mode**

- Connect directly the Evaluation INTEFRACE board USB port(J3) to PC
- Set the direction of P<->S Switch to S direction (P/S Logic HIGH)
- Set the D0~D6, LE switch to the middle position.
- Operate the 0~31.75dB attenuation state in GUI and then control the DSA

#### **Latched Parallel Control Mode**

- Connect directly the Evaluation INTEFRACE board USB port(J3) to PC
- Set the direction of P<->S Switch to P direction (P/S Logic LOW)
- Set the D0~D6, LE switch to the middle position.
- Operate the 0~31.75dB attenuation state in GUI and then control the DSA

#### **Direct Parallel Control Mode**

- Set the direction of P<->S Switch to P direction (P/S Logic LOW)
- Set LE switch to the LOW Position
- For the setting to attenuation state, D0~D6 switches can be combined in manually program, refer to Table 9.

Please refer to user manual for more detailed operation method of BDA4700 EVK.

Specifications and information are subject to change without notice.



1MHz - 8GHz

### **BDA4700 Evaluation board Kit Description**

Figure 43. Evaluation Board Kit Schematic Diagram




Figure 44. Evaluation Board PCB Layout Information  $50\Omega$ 





Table 10. Bill of Material - Evaluation Board

No.	Ref Des	Part Qty	Value	Description	Remark
1	C2,C4-C8	6	100pF	CAP, 0402, CHIP Ceramic, ±0.25%	
2	C3	1	100nF	CAP, 0402, CHIP Ceramic, ±0.25%	
3	R1	1	0 ohm	RES, 0402, CHIP, ±5%	
4	C1, R2	2	NC		
4	SMA1, SMA2	2	CON	SMA END LAUNCH	
5	U1	1	Chip	DSA, BDA4700 QFN4x4 24L	

Figure 45. Evaluation Board PCB Layer Information  $50\Omega$ 




BeRex •website: www.berex.com

●email: sales@berex.com



1MHz - 8GHz

Figure 46. Recommended Serial mode Application Circuit Schematic



Note: 1. C1 and C2 should be placed near the device.


2. Recommended to add pull-down resistor at the LE pin.

Specifications and information are subject to change without notice.



1MHz - 8GHz

Figure 47. Packing Outline Dimension



		Dimension Table	2	
Cumahal	Thickness			NOTE
Symbol	MINIMUM	NOMINAL	MAXIMUM	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
А3		0.203 Ref		
b	0.2	0.25	0.3	6
D		4.0 BSC		
E		4.0 BSC		
е		0.5 BSC		
D2	2.65	2.70	2.75	
E2	2.65	2.70	2.75	
K	0.2			
L	0.3	0.4	0.5	
aaa		0.05		
bbb		0.10		
ссс		0.10		
ddd		0.05		
eee		0.08		
N		24		3
NE		6		5
NOTES		1, 2		

#### NOTE:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-2009.
- 2. All dimensions are in millimeters.
- 3. N is the total number of terminals.
- 4 The location of the marked terminal #1 identifier is within the hatched area.
- 5. ND and NE refer to the number of terminals on each D and E side respectively.
- 6. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.



1MHz - 8GHz

Figure 48. Recommend Land Pattern




Figure 49. Package Marking




Mar	king information:
BDA4700	Device Name
YY	Year
ww	Work Week
xx	LOT Number



1MHz - 8GHz

Figure 50. Tape & Reel



- NOTES: 1.10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0,2 2 CAMBER IN COMPLANCE WITH EIA 481 3 POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

[Unit: MM]

Pack	aging information:
Tape Width	12mm
Reel Size	7inch
<b>Device Cavity Pitch</b>	8mm
Devices Per Reel	1k



1MHz - 8GHz

### Lead plating finish

#### 100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

### MSL / ESD Rating

ESD Rating: Class 1C Value: 1000V

Test: Human Body Model (HBM)
Standard: JEDEC Standard JS-001-2017

ESD Rating: Class C4 Value: 1000V

Test: Charged Device Model (CDM)
Standard: JEDEC Standard JESD22-C101F

MSL Rating: Level 1 at +260°C convection reflow

Standard: JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

#### **RoHS Compliance**

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

#### NATO CAGE code:

2   N   9   6   F
-------------------